JPH0120463B2 - - Google Patents
Info
- Publication number
- JPH0120463B2 JPH0120463B2 JP58211806A JP21180683A JPH0120463B2 JP H0120463 B2 JPH0120463 B2 JP H0120463B2 JP 58211806 A JP58211806 A JP 58211806A JP 21180683 A JP21180683 A JP 21180683A JP H0120463 B2 JPH0120463 B2 JP H0120463B2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- main processor
- storage device
- data storage
- processor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Multi Processors (AREA)
- Small-Scale Networks (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP21180683A JPS60105068A (ja) | 1983-11-11 | 1983-11-11 | 局デ−タ記憶装置制御方式 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP21180683A JPS60105068A (ja) | 1983-11-11 | 1983-11-11 | 局デ−タ記憶装置制御方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS60105068A JPS60105068A (ja) | 1985-06-10 |
JPH0120463B2 true JPH0120463B2 (en]) | 1989-04-17 |
Family
ID=16611906
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP21180683A Granted JPS60105068A (ja) | 1983-11-11 | 1983-11-11 | 局デ−タ記憶装置制御方式 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS60105068A (en]) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6214952U (en]) * | 1985-07-10 | 1987-01-29 |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5844427Y2 (ja) * | 1982-07-22 | 1983-10-07 | 日本電気株式会社 | 情報処理装置 |
-
1983
- 1983-11-11 JP JP21180683A patent/JPS60105068A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS60105068A (ja) | 1985-06-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH08235092A (ja) | データ転送制御装置 | |
JPH0120463B2 (en]) | ||
US4652994A (en) | System for transmitting data to auxiliary memory device | |
US5261075A (en) | Optical recording medium access system | |
JPH0535487A (ja) | Osロード方式 | |
JP2904266B2 (ja) | バス縮退に対処できるメモリ接続制御装置 | |
JP2892429B2 (ja) | 入出力制御装置 | |
JPH0496840A (ja) | 半導体ファイルメモリ装置 | |
JPH06266626A (ja) | 半導体補助記憶装置のバックアップ方法と不揮発化半導体補助記憶装置 | |
JP2570005B2 (ja) | 周辺機器制御装置 | |
JPS61271555A (ja) | ダイレクトメモリアクセス転送方式 | |
EP0358224A2 (en) | Semiconductor disk device useful in transaction processing system | |
JPS5916067A (ja) | デ−タチエツク方式 | |
JP2944193B2 (ja) | データ受信装置 | |
JPH0471224B2 (en]) | ||
JPS5816326A (ja) | デ−タチヤネル制御方式 | |
JP3456234B2 (ja) | ターゲット装置 | |
JPH05224827A (ja) | ディスクミラーリング機構 | |
JPH01166378A (ja) | デイスク制御装置 | |
JPH03142796A (ja) | 半導体記憶装置の制御方法 | |
JPH09198333A (ja) | 拡張記憶装置アダプタを備えたシステム間通信制御装置 | |
JPH05233482A (ja) | データ転送システム | |
JPS6242233A (ja) | モジユ−ル構成方式 | |
JPS6028025B2 (ja) | 入出力インタ−フェ−ス装置 | |
JPH0247028B2 (en]) |